VHDL code for D Flip Flop - FPGA4student.com
lesson 33 positive edge T Flip Flop with reset input in two designs in VHDL - YouTube
sec 10 07 vhdl Edge-Triggered J-K Flip-Flop with VHDL Model - YouTube
VHDL coding for Master Slave JK flip-flop | ADE lab part B 6th program | bhavacharanam - YouTube
VHDL Basics Part 1 - YouTube
